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ABSTRACT
As nowadays Direct Digital Frequency Synthesizers (DDFS)
are used in a vast area of applications, the demand for simple
and efficient hardware design and implementation methods
is a highly important aspect. In this paper a new approach
is introduced considering Automatic Nonuniform Piecewise
linear function Approximation (ANPA). Automatic function
generation is performed that enables quick HDL design by
parameter specification in advance. For evaluation, several
different configurations are simulated regarding approxima-
tion accuracy and complexity. In addition, logical and phys-
ical IC synthesis is performed for selected designs and their
results are compared with actual references with respect to the
common hardware constraints power, area and time.
Index Terms— Direct Digital Frequency Synthesizer,
Nonuniform Piecewise Function Approximation
1. INTRODUCTION
The design of efficient Frequency Synthesizers (FS) in the
scope of microelectronics has become more and more im-
portant in recent years, due to a large number of operation
areas [1, 2, 3]. Basically, FS are used for accurate sine func-
tion calculation, which is used for e.g. synchronization and
signal modulation in mobile communication [2], implantable
circuits in medical technology [1] or in military spaceborne
applications [3]. Because of this wide application range, there
is also a large number of different FS hardware realizations,
like Phase-Lock-Loops (PLL), Voltage Controlled Oscilla-
tors (VCO) [1, 4] or Direct Digital Frequency Synthesizers
(DDFS). The use of DDFS has turned out to be an efficient
solution regarding power consumption, stability and accuracy
[5]. As given in Fig. 1 it mainly consists of two separate sub-
units, the phase accumulator and the sine mapper. While the
former is easy to realize by common hardware means, for the
latter a huge number of approximation approaches have been
considered up to now (see Sec. 2). Those approaches mainly
reduce the calculation effort at the cost of accuracy, which
is estimated by the Spurious Free Dynamic Range (SFDR)
for DDFS designs [6]. In detail, this method determines sine
replication quality considering the harmonic content.
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Fig. 1. Architectural overview of a common DDFS hardware
structure.
In this paper we propose a novel DDFS design approach
which uses an Automatic Nonuniform Piecewise function Ap-
proximation (ANPA). With this method quick and versatile
DDFS design is possible regarding accuracy and complex-
ity. Basically, the sine generation is realized by Piecewise
linear Approximation (PA) considering both hardware effi-
cient function segmentation and high-performance signal pro-
cessing. Moreover, the nonuniform function approximation
is performed automatically by specifying design constraints
in advance. As this enables fast generation of multiple differ-
ent DDFS configurations, easy application specific design is
possible. In the following Section an overview about recent
DDFS approaches is given. Section 3 is primarily concerned
with the main idea of ANPA-based function generation for
DDFS. Next, the results of MATLAB simulation, FPGA em-
ulation and IC design are presented (Sec. 4) before our work
is concluded in the last Section.
2. RELATEDWORK
In the area of PA-based DDFS design, a large number of
approaches has been presented so far, mostly based on lin-
ear regression as underlying principle. Thus, polynomial,
quadratic, linear and approximations were for instance con-
sidered, e.g. by [7], [8] and [9], respectively. Recently, De
Caro et al. presented a hand-optimized nonuniform approach
with three fixed segmentation schemes and continuous func-
tion slopes [10]. Further efficiency increase has been reached
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by a multiplier-less gradient calculation. Their evaluation
proved the nonuniform piecewise approximation methodol-
ogy to be of high potential and a promising approach for the
DDFS generation.
3. ANPA-BASED DDFS DESIGN
In order to improve hand-optimized nonuniform DDFS de-
signs, the ANPA approach enables the handling of more com-
plex structures. In detail, only a small set of segments can
be regarded for efficient manual nonuniform PA, which will
cause a more complex signal processing effort. In contrast,
ANPA enables the use of a large amount of segments which
may lead to an optimized data path with a very small num-
ber of adder or subtracter units (see Sec. 4). In general, two
main aspects can be identified for our DDFS approximation
method: on the one hand the ANPA heuristic and on the other
hand the HDL generation. Thus, both aspects are described
in detail in the following.
3.1. Nonuniform PA
The main principle of nonuniform PA can be seen as an ex-
pansion of common equidistant PA. Thus, the original func-
tion is split up into several sub-function segments possessing
a linear approximation equivalent. Each of these representa-
tives can be expressed in mathematical terms as
f(x) = α0x+ β0 , (1)
where x denotes the input data, f(x) the corresponding func-
tion, α0 the gradient and β0 the function offset. In order to
achieve high hardware efficiency, some special means must
be considered. On the one hand, the input range of the re-
garded function is set to
B−A = 2hmax , hmax ∈ N+ , (2)
where A and B are start and end point of the function, respec-
tively. On the other hand, the range of each segment is given
as
seg(i) = seg(i− 1) + B−A
2hi
, hi ∈ N (3)
with hi as size coefficient of the ith interval and seg(0) = A.
In equidistant PA case the interval lengths are equal for all
segments (hi = h0). Thus, segmentation can be performed
regarding the Most Significant Bits (MSB) of the input data.
For example h0 = 3 delivers eight equidistant segments with
linear equations each. For nonuniform PA, the size of a single
segment may vary as it is described in [10]. Note, that this
also causes a varying number of MSB that must be regarded
for each segment. A typical hardware realization is given in
Fig. 2a.
For further computation effort reduction, multiplier-less
gradient calculation is applied [11]. In detail, the multiplica-
tion is replaced by a limited set of shift operator superposi-
tions. This method can be interpreted either in mathematical
terms as a gradient quantization or, from a digital design point
of view, as a simplified tree-multiplier structure, where only
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Fig. 2. Overview of (a) common PA and (b) multiplier-less
PA hardware structure.
a small set of partial products is considered. As single par-
tial products can be achieved by simple hardware shifts, the
calculation effort can be controlled by limiting the total num-
ber of superpositions. As a feature, subtraction of two partial
products is also enabled. With these modifications, our pro-
posed function approximation can be expressed
f˜(x) =
n−1∑
j=0
±

2λ0,j
2λ1,j
...
2λm−1,j
x+ β
 · κ(x) ; λi,j ∈ Z ,
(4)
with λ determining the actual partial product, m as number
of segments and i, j as segment and partial product indexes,
respectively. Moreover, n is the Quantization Factor (QF)
which is equal to the total number of partial products. The
κ(x) vector determines the actual linear equation
κ(x) =

(1, 0, ..., 0)T ; A ≤ x < seg(1)
(0, 1, ..., 0)T ; seg(1) ≤ x < seg(2)
...
(0, 0, ..., 1)T ; seg(m− 1) ≤ x < B
.
(5)
A graphical overview of the corresponding digital architec-
ture is given in Fig. 2b.
3.2. Automatic HDL generation
The automatic HDL generation concentrates on hardware cre-
ation by specifying several design parameters. In detail, the231
average accuracy, the number of superposition stages for gra-
dient approximation and the resolution are required. Addi-
tionally, the entire computation can be separated into two dif-
ferent steps, the linear coefficient estimation with function
segmentation and the HDL code generation, presented in the
following. The main idea of our automatic HDL generation
refers to an accuracy-driven approximation approach. Thus,
the segmentation is performed automatically considering the
average accuracy specified in advance. By comparison of the
actual approximation results, segment bisection is performed
if necessary. Due to (2), both new produced segments fulfill
segment equation (3). The entire automatic HDL generation
heuristic is implemented in Matlab. In addition, the linear
equation estimation is performed straight forward from the
lower border A to the upper border B. All possible quantized
gradients are compared to the results of an unmodified multi-
plication, what from the best approximation is selected. For
function offset estimation, again the common linear approxi-
mation is regarded. In detail, it is achieved by determining the
smallest sum of absolute errors for both functions. Algorithm
1 shows a pseudo-code description of the entire heuristic. Af-
ter the function approximation is completed, the relevant data
is extracted and translated to corresponding HDL code. In or-
der to enable an easy and flexible output file generation, string
templates are used. Considering additional parameters, such
as data path width or number format, the estimated linear co-
efficients are written automatically to a Verilog file. To keep
the translation effort as little as possible, the coefficients are
mapped directly to appropriate hardware structures inside the
string templates. E.g. for the segment selection, multiplexer
units are used and the multiplier quantization is realized by
adder and subtracter units.
4. RESULTS
For ANPA-based DDFS quarter sine functions are approxi-
mated considering the input data scaling mentioned in Sec.
2. In order to obtain the full sine wave, function flipping is
processed as e.g. described in [9]. For a detailed evaluation,
simulation, FPGA emulation and IC synthesis is performed in
this work. As for full DDFS functionality also an accumula-
tor is required, this is also installed. All results are described
in detail in the following.
4.1. Simulation
In order to find appropriate hardware implementation candi-
dates, exhaustive simulation is performed. Thus, several dif-
ferent (single phase) ANPA DDFS configurations are evalu-
ated considering complexity and accuracy. For the former,
gradient QF 1-3 are investigated, as they correspond directly
to adder or subtracter units. The latter is qualified, regarding
the previously introduced SFDR and using resolutions of 12,
16 and 20 bit. In order to enable fair comparison of different
QFs, similar SDFR values are compared. As the bit resolution
has a huge impact on the SFDR, these borders are set up inde-
Algorithm 1: Automatic DDFS generation.
1 // Input: quarter sine function f = f(x),
2 // resolution r, quantization factor q,
3 // average accuracy a
4 int imax, ic = 1;
5 int[] fc = f ;
6 /// runtime
7 do {
8 mc[i] = estimateQuantizedGradient(fc, r, q);
9 bc[i] = estimateBias(mc, fc);
10 // accumulate average error
11 for (j=1; j < getLength(fc); j++) {
12 abs err = abs((mc[i] · j + bc[i])-fc[j]);
13 }
14 avg err = abs err / getLength(fc)-1;
15 // perform bisection or move on to next segment
16 if (avg err > a) {
17 fc = getSubvector(fc, 0, getLength(fc/2)-1);
18 imax ++;
19 } else {
20 fc = nextSegment(f );
21 i++;
22 }
23 }
24 while (ic < imax);
pendently, considering the respective maximum SFDR. The
entire simulation results are given in Fig 3. For 12 bit resolu-
tion, a maximum SFDR of 65dBc is reached. Although this
value is not sufficient for many applications, only small hard-
ware effort is necessary. Thus, even a QF of 1 gives satisfying
results with an acceptable number of segments. As a curios-
ity, regarding lower accuracy, an equal number of segments
is required for a varying SFDR. This can be explained by
the straight forward approach concentrating on optimization
in the actual segment only. The 16 bit configuration allows
an SFDR increase to 90dBc. While for QFs of 2 and 3 the
number of segments rises only slowly, 834 segments are re-
quired for QF 1. For the last configuration (20 bit resolution),
110dBc SFDR are reached. But in this case, a total number
of 8939 and 988 segments is used for 1 and 2 gradient quanti-
zation, respectively, which cause these approaches to be com-
pletely unusable. Only for factor 3 tolerable results are achie-
ved. In summary, it can be stated that varying the resolution
allows several different DDFS designs. While for small bit
widths a gradient quantization of 1 delivers sufficient results,
both must be increased for higher accuracy. For hardware im-
plementation, QFs of 1, 2 and 3 are chosen for an SFDR of232
50 55 60 65
0
10
20
30
40
50
60
60 70 80 90
0
50
100
150
200
80 90 100 110
0
200
400
600
800
1000
(a)
(b)
(c)
52.8 53.5 53.7 58.6 56.4 58.9 61.6 61.8 61.1 66.1 68.3 67.3
26
12 13
63
27
1613 11 13
19
11 13
61.8 61.8 61.5 71.5 72.7 70.2 80.0 83.5 81.7 90.0 91.7 91.3
80.1 80.1 81.1 90.2 90.1 91.0 101.8 100.1 100.1 112.2 110.1 110.7
26
12 13
64
28 18
207
84
38
834
141 139
208
83
37
749
133 117
1771
424
266
8939 988
626
[dBc]
[dBc]
[dBc]
[N]
[N]
[N]
QF 1
QF 2
QF 3
QF 1
QF 2
QF 3
QF 1
QF 2
QF 3
Fig. 3. Number of segments over SFDR for ANPA-based
quarter sine function approximation with quantization factors
(QF) 1, 2 and 3 as well as (a) 12bit, (b) 16bit and (c) 20bit
resolution. The first row under the bars shows the real SFDR
60dBc, 90dBc and 110dBc with a bit width of 12, 16 and 20
bit, respectively (ANPA60, ANPA90 and ANPA110).
4.2. FPGA emulation
For the FPGA emulation, a multiprocessor board is used,
equipped with a DSP and Virtex 4 FPGA. The entire synthe-
sis is performed by the XILINX ISE(tm) toolchain. Thus, the
standard sine function is implemented in C on the DSP. The
three chosen ANPA approaches are mapped on the FPGA
and controlled by the DSP. In detail, input data and results
are sent to the FPGA and compared, respectively. For each
configuration, exhaustive verification is performed as well as
the average accuracy is verified. An overview of the synthesis
results is given in Tab. 1.
Table 1. FPGA synthesis results of the three ANPA hardware
implementations.
Virtex4 XC4 ANPA60 ANPA90 ANPA110
Number of Slices 85 301 1252
Number of Registers 15 25 36
Frequency [MHz] 352 344 322
4.3. IC design
For IC design, logical and physical synthesis is performed us-
ing UMC-Faraday 130nm technology with a supply voltage
of 1.2V. In order to obtain meaningful results, timing back
annotation is included as well as parasitic effects are consid-
ered. Also balanced synthesis configuration is chosen.
The synthesis of the ANPA60 approach delivers a fre-
quency of 389MHz, a power consumption of 2.87µW/MHz
and a core area of 4191µm2. For ANPA90 the frequency de-
creases to 278MHz compared to ANPA60, which is explain-
able by the two adder units used for phase to sine mapping.
The power consumption increases to 5.53µW/MHz as well
as the area (7396µm2). As ANPA110 requires 3 adders for
sine realization, it only reaches 133MHz, 24.80µW/MHz
and 28900µm2 for frequency, power consumption and area.
In a next step, the synthesis results are compared to actual
reference designs with a similar SFDR. Note, that in order
to allow the comparison of implementations with a different
underlying technology size, the normalized area is used here
[9]. Regarding an SFDR of 60dBc and 90dBc, it turns out
ANPA achieves best results regarding power efficiency and
frequency. However, area results are worse than actual ref-
erences, due to the large amount of nets and the higher bit
width used in our proposal. A complete overview is given in
Tab 2.
5. CONCLUSION AND FUTUREWORK
In this paper a new approach for Direct Digital Frequency
Synthesis (DDFS) is introduced, which focuses on Auto-
matic Nonuniform Piecewise linear function Approximation
(ANPA). Effective linear approximation of the required sine
function implementation is installed. Multiplier-less gradient
calculation is performed considering the specified accuracy.
For insufficient results, bisection delivers smaller segments;
this mostly leads to better approximation as well as hardware
efficient segment access is still enabled. The entire heuris-
tic delivers a efficient DDFS design considering complexity,
power and timing. The automated realization enables the
investigation of a large set of nonuniform DDFS design con-
figurations. Thus, several different approaches are generated,
regarding its Spurious Free Dynamic Range (SFDR). Three
different configurations are selected and mapped on a FPGA
platform for verificatio. Also IC synthesis is performed,
which approved ANPA-based DDFS designs as powerful and233
Table 2. Comparison of IC synthesis results to actual references.
Reference Configuration
SFDR Technology Quantization Segments Frequency Norm. Area Power
[dBc] [nm] Factor [MHz] [105] [µW/MHz]
This work ANPA60 61.6 130 1 26 389 2.58 2.87
[10] nonuniform 62.0 130 3 9 335 2.12 3.16
[9] quasi-linear 63.2 130 4 4 313 2.22 4.9
[12] ROM 60.1 250 - - 334 28.8 25.5
This work ANPA90 91.7 130 2 141 278 4.38 5.53
[10] nonuniform 90.3 130 3 32 216 4.21 5.98
[9] quasi-linear 89.0 130 4 16 178 5.20 13.8
This work ANPA110 110.7 130 3 626 133 17.10 24.89
[12] ROM 101 250 - - 201 5.7 61.7
efficient solution. For future work, the automatic function
generation must be improved. As shown in the simulation re-
sults, an equal amount of segments is achieved for a varying
SFDR. This is explainable by the straight forward processing
of the presented heuristic. Also, only synthesis with balanced
constraint configuration is regarded here. Considering com-
mon hardware techniques like pipelining or operand isolation,
this may lead to more efficient high-performance designs.
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